Add your Web Site - Design - Verilog and VHDL Tools Add Search to your Site

Search for:
Results per page: Output format: Match: Pages from:
 
 
 
 Show pages from IntraNet   Show all pages
 DIRECTORY/Science/Tech/Electronics/Design/Verilog and VHDL Tools (25)
i0Aldec - http://www.aldec.com/ - HDL design entry and simulation software for programmable logic designers.
 
i0CAST, Inc. - http://www.cast-inc.com/ - Provides a broad line of general purpose IP cores for electronic design (also called silicon intellectual property, SIP, or virtual components, VCs). Includes processors, bus and network interfaces, multimedia and encryption functions, serial communications, and peripheral controllers.
 
i0Calyptech Design Services - http://www.calyptech.com/ - Offers ASIC and FPGA design and verification services, drivers and tools. Includes product and service overview and PDF detailed product specifications available.
 
i0Doulos Ltd - http://www.doulos.com/ - Training and consultancy across Europe in VHDL, Verilog, SystemC, Perl and Tcl/Tk. Offers free resources for hardware designers.
 
i0Esperan - http://www.esperan.com/ - VHDL, Verilog and FPGA training courses held in the US, Europe and the UK.
 
i0Exemplar Logic, Inc. - http://www.exemplar.com/ - Provides LeonardoSpectrum which is a CPLD, FPGA and desktop ASIC synthesis solution.
 
i0Experimental Computing Laboratory - http://www.ececs.uc.edu/~paw - Includes papers, presentations, conference publications and SAVANT VHDL, a free VHDL analyser and simulator. From University of Cincinnati.
 
i0Freeware Verilog & VHDL - http://www.v-ms.com/ - This is the home page for a Freeware Verilog,VHDL and Analog Mixed Signal project (a.k.a. the V-2000 project, still in its infancy).
 
i0Green Mountain - http://www.gmvhdl.com/ - VHDL compilers and design environments, including Windows, DOS and Linux support.
 
i0Nova Engineering - http://www.nova-eng.com/vhdl.html - Megafunctions are modular, DSP algorithms and functional blocks for custom use in PLD or ASIC designs.
 
i0Rajesh Verilog FAQ - http://www.angelfire.com/in/rajesh52/verilog.html - General Verilog resource that includes a FAQ, tutorials, and commercial information.
 
i0Sandstrom Engineering - http://www.sandstrom.org/about.htm - HDL pre-synthesis tools which check code for synthesizability. Then suggest replacement code where problems are found.
 
i0Saros - http://www.saros.co.uk/ - Offering a full suite of VHDL and Verilog design tools, from design-entry, simulation and synthesis to verification and training.
 
i0Sutherland HDL, Inc. - http://www.sutherland-hdl.com/ - Provides Verilog HDL and Verilog PLI training workshops and consulting services.
 
i0Symphony EDA - http://www.symphonyeda.com/ - Offers a VHDL compiler/simulator with an integrated development environment. Supports VHDL'93, Vital, and SDF. Free command-line tools also available.
 
i0SynaptiCAD - http://www.syncad.com/ - Provides Verilog, VHDL, TDML, logic analyzer, pattern generator, and SPICE tools.
 
i0Synplicity - http://www.synplicity.com/ - Logic synthesis and verification products for FPGA and ASIC designers.
 
i0The Hamburg VHDL Archive - http://tech-www.informatik.uni-hamburg.de/vhdl/vhdl.html - A collection of public-domain or shareware, VHDL documentation, models, and tools.
 
i0Time Rover - http://www.time-rover.com/ - Provides tools for aiding Verilog development. Including The Temporal Rover for automatic verification of protocols and Verilog Java PLI.
 
i0TimingTool - Online timing diagram editor - http://www.timingtool.com/ - Free to use online timing diagram editor. Timing diagrams are saved in TDML format. Translators from TDML to DXF, VHDL, and Verilog are also supplied.
 
i0Translogic - http://www.translogiccorp.com/ - EASE and EALE provide HDL aware entry tools, both graphical and text based. Also providing Linux support.
 
i0Verilog Dot Com - http://www.verilog.com/ - Verilog resources page. Includes FAQ, books and links. Also verilog aware Emacs add on.
 
i0Verilog-AMS - http://www.eda-stds.org/verilog-ams/ - The Verilog-AMS Technical Subcommittee has been created with the charter to develop, update and promote analog and mixed signal extensions to the Verilog (IEEE-1364) language.
 
i0eXsultation - http://www.exsultation.com/ - Specialize in full turn-key, customer facility training programs in VHDL, Verilog,C++ modeling, formal verification, and FPGA design.
 
i0iMODL - http://www.imodl.com/ - The iValidate toolset comprises ready-to-use functional verification tools and simulation models.
 
 E-Mail: webmaster@teradex.com Copyright © 2007 Aaex Corp. all rights reserved.
   
Help build the largest human-edited directory on the web.
Submit a Site - Open Directory Project - Become an Editor
This site is presented in modified Open Directory form